Physical Design Engineer, Senior - Hod Hasharon

Company:

Qualcomm Israel Ltd.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.

About the Role

As a Senior Physical Design Engineer, you will take ownership of block-level and subsystem-level physical implementation, driving timing closure and physical sign-off on advanced process nodes. You will also contribute to flow development and begin integrating Agentic AI methodologies into the team's design automation practices.

TSMC N5 / N4P / N3

Python • TCL

Agentic AI

Flow Development

Multi-Patterning

What You'll Do

• Lead floorplanning, placement, CTS, routing, and optimization for high-speed digital blocks and subsystems
• Drive timing closure including clock skew balancing, OCV handling, MCMM analysis, and ECO implementation
• Conduct and own signal integrity, power integrity, IR drop, and electromigration analysis (RedHawk / Voltus)
• Run full signoff verification flows (DRC, LVS, DFM, EM/IR,)
• Develop and maintain backend PD flows using Python and TCL-based automation for PnR, STA, and physical verification
• Drive Agentic AI integration — leverage AI-assisted tools for automated constraint optimization, timing ECO suggestions, and intelligent violation triage
• Optimize power and area via Multi-Vt optimization, clock gating, and power-aware synthesis
• Collaborate cross-functionally with front-end, DFT, verification, and process teams to resolve design and manufacturing issues

What You'll Need

• 3–8 years of experience in digital Physical Design (Backend) methodologies
• Experience with advanced process nodes (TSMC N5, N4P, N3, or equivalent FinFET)
• Proficiency in EDA tools: Synopsys ICC2, Cadence Innovus, Calibre, PrimeTime, RedHawk / Voltus
• Strong understanding of floorplanning, CTS, PnR, STA, IR drop/EM analysis, and power optimization
• Solid scripting skills in Python and TCL — ability to build and maintain design automation flows
• Hands-on flow development experience: building reusable scripts, run environments, and regression frameworks
• Exposure to or curiosity about Agentic AI-driven EDA methodologies
• Familiarity with DFT concepts (scan insertion, ATPG, BIST) is a plus

*References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.