Senior Product/Test Engineer

Senior Test Engineer – NPI Test & DFT Methodology Role Summary We are looking for a Senior Test Engineer to join our Automotive MCU NPI Test Engineering organization. In this role, you will be responsible for defining and delivering robust manufacturing test solutions from product concept through production ramp. You will lead test strategy development, DFT engagement, ATPG integration, silicon bring-up, characterization, qualification, and production release for complex automotive MCU products. As the DFT and test methodology subject matter expert, you will work closely with Design, DFT, Product Engineering, Validation, Reliability and Manufacturing teams to ensure optimal test coverage, quality, test cost, and time-to-market. The successful candidate is expected to provide technical solution across multiple concurrent NPI programs while mentoring engineers and driving best-in-class test methodologies. Job Responsibilities Design for Test (DFT) and Test Strategy Define and review Design-for-Test (DFT) requirements with Design and DFT teams during product development. Review and assess: Scan architecture Scan compression methodologies MBIST/LBIST implementation Boundary Scan / JTAG architecture On-chip clock controller (OCC) implementation Functional Safety test requirements Evaluate ATPG coverage, pattern count, diagnosis capabilities, and manufacturing test risks before tape-out. Drive DFT reviews and contribute to coverage closure and testability improvements. ATPG and Scan Test Development Work closely with DFT teams on ATPG pattern generation, validation, integration, and debug. Analyze and review: Stuck-at fault coverage Transition fault coverage Cell-aware testing Path delay testing Diagnosis patterns Define scan test methodologies for wafer sort and final test production environments. Optimize scan testing for: Test execution time Pattern memory utilization Multisite efficiency Manufacturing throughput Develop reusable scan test frameworks and methodologies across MCU product families. Silicon Bring-Up and Debug Lead first silicon bring-up activities and manufacturing test readiness. Drive debug and root-cause analysis for: Scan failures ATPG-related failures Silicon correlation issues DFT implementation issues Work with Design and DFT teams to resolve testability and quality concerns during NPI. Support incremental test program releases aligned with project milestones. Yield Learning and Production Ramp Lead scan diagnosis and yield-learning activities. Analyze production data to identify: Systematic yield loss Test escapes Coverage gaps DPPM improvement opportunities Drive corrective actions and continuous improvement activities. Deliver robust production test solutions meeting quality, cost, and manufacturing requirements. Qualifications Required Qualifications Master's degree in Electrical Engineering, Computer Engineering, or related technical discipline. 10+ years of experience in Semiconductor Test Engineering, Product Engineering, DFT, ATPG, or Manufacturing Test Development. Strong hands-on expertise in: Scan ATPG Scan compression technologies Fault simulation Scan diagnosis MBIST/LBIST Boundary Scan/JTAG Silicon debug Experience with ATPG tools such as: Siemens Tessent Synopsys TestMAX/TetraMAX Cadence Modus Experience developing test programs for complex digital and mixed-signal ICs, including: Automotive MCU Embedded Flash/NVM SRAM Scan-based manufacturing test Experience with production ATE platforms such as: Teradyne UltraFLEX / IGXL Advantest platforms Strong software and scripting skills: Python C/C++ TCL Perl Linux environments Strong problem-solving, debugging, and analytical capabilities. Preferred Qualifications Experience with Automotive MCU products and Automotive Quality requirements. Understanding of ISO26262 Functional Safety concepts and manufacturing test implications. Experience supporting products from DFT definition through volume production. Experience leading first silicon bring-up, yield ramp, and diagnosis activities. Experience in test automation, data analytics, and statistical analysis tools such as JMP. More information about NXP in Greater China... #LI-65f0 NXP Semiconductors N. V. (NASDAQ: NXPI) enables a smarter, safer, and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets. For more information, visit www.nxp.com Bright Minds. Bright Futures. We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills. Commitment At NXP. We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality. Thank you for considering a career at NXP. To help you prepare for the different steps in our hiring process, see the following useful advice and tips. Are you already an NXP employee? Do not apply here. Instead, you must apply via our internal career page. Thank you for your interest in supporting our recruitment efforts. Please note that NXP operates under a strict Preferred Supplier List (PSL) for all recruitment activities. Any candidate profiles or resume submitted without a prior written agreement or explicit request from our Talent Acquisition team will be considered unsolicited. Such submissions will be deemed free of any obligations, and no fees will be paid by NXP or any of its affiliates, subsidiaries, or divisions - regardless of whether the candidate is hired, either coincidentally or otherwise. Thank you for your understanding.