Digital Design Engineer

Scope of Responsibilities/Expectations Support the implementation and integration of Design for Test (DfT) for complex SoC and semiconductor products. Participate in DfT implementation activities including Scan, MBIST, Boundary Scan (JTAG), Logic BIST, test compression, ATPG pattern generation, fault simulation, and DfT verification. Assist in the development, verification, validation, and integration of test structures throughout the SoC design cycle to achieve manufacturing test coverage, silicon quality, and product reliability goals. Perform DfT-related checks, analyze fault coverage and test results, and support debug of DfT issues during design, verification, silicon bring-up, characterization, and yield improvement activities. Work closely with Design, Verification, Physical Design, Product Engineering, and Test Engineering teams to support DfT integration, validation, and product development. Assist in developing scripts and automation solutions to improve DfT productivity, flow efficiency, and methodology execution. Create, maintain, and improve DfT documentation, implementation guidelines, methodologies, design standards, and lessons learned. Demonstrate continuous learning and contribute to the advancement of DfT methodologies, semiconductor test technologies, and best practices. Perform assigned DfT tasks under the guidance and mentorship of senior engineers. Specific Knowledge/Skills Bachelor's or Master's degree in Electrical Engineering, Electronic Engineering, Computer Engineering, Computer Science, or a related field. Good understanding of digital design fundamentals, including combinational and sequential logic, finite state machines, computer architecture fundamentals, and RTL design using Verilog/SystemVerilog. Basic understanding of CMOS design principles, semiconductor manufacturing concepts, ASIC/SoC design flows, and manufacturing test methodologies. Exposure to or basic understanding of DfT concepts including scan architecture, ATPG, fault models, MBIST, Boundary Scan (IEEE 1149.1/JTAG), Logic BIST fundamentals, and test compression techniques. Familiarity with simulation methodologies, debugging techniques, waveform analysis, and DfT verification flows. Understanding of timing, synthesis, and physical design concepts. Familiarity with Linux/Unix environments and exposure to scripting languages such as Python, Tcl, Perl, or Shell. Familiarity with EDA tools used for digital design, verification, implementation, and DfT flows. Strong analytical, logical reasoning, debugging, and problem-solving skills with the ability to break complex problems into manageable components. Self-motivated, detail-oriented, and committed to quality, execution excellence, and continuous improvement. Excellent written and verbal communication skills. Ability to work effectively in cross-functional teams, manage multiple priorities, learn through technical mentorship, and collaborate in a dynamic development environment. Strong curiosity, willingness to learn, and passion for semiconductor and test technologies. Please note: The successful candidate may/will be responsible for security related tasks. The assignment may/will be in scope of security certifications, therefore a conscious and reliable way of working is necessary. More information about NXP in Germany... #LI-3da9 NXP Semiconductors N. V. (NASDAQ: NXPI) enables a smarter, safer, and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets. For more information, visit www.nxp.com Bright Minds. Bright Futures. We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills. Commitment At NXP. We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality. Thank you for considering a career at NXP. To help you prepare for the different steps in our hiring process, see the following useful advice and tips. Are you already an NXP employee? Do not apply here. Instead, you must apply via our internal career page. Thank you for your interest in supporting our recruitment efforts. Please note that NXP operates under a strict Preferred Supplier List (PSL) for all recruitment activities. Any candidate profiles or resume submitted without a prior written agreement or explicit request from our Talent Acquisition team will be considered unsolicited. Such submissions will be deemed free of any obligations, and no fees will be paid by NXP or any of its affiliates, subsidiaries, or divisions - regardless of whether the candidate is hired, either coincidentally or otherwise. Thank you for your understanding.